

A HIGH QUALITY FACTOR TUNED AMPLIFIER CIRCUIT AT HIGH FREQUENCY

RAJ KUMAR TIWARI AND GAYA PRASAD

Circuit Design & Simulation Lab., Deptt. of Physics and Electronics, Dr. R.M.L. Avadh University, Faizabad (U.P.), India

RECEIVED : 17 April, 2012

Tuned amplifiers are mostly used for the amplifications of high or radio frequencies. Since, radio frequencies are generally single and the tuned circuits permits their selection and efficient amplification. So, selection of parameters for tuned circuit play an important role in the design of tuned amplifiers. In the present paper modification of parasitic capacitance transistor circuit has been studied. Simulated result provides modified tuned amplifier with high quality factor. It is also seen that frequency response curve is independent of temperature from -50°C to 150°C .

KEY WORDS: Parasitic capacitance, inductor, frequency response, Fourier transform, simulation.

INTRODUCTION

Most of the audio amplifiers work at high frequencies more than 50 KHz. However, they suffer from two major problems. First, such amplifier mostly have resistive load and consequently their gain is independent on signal frequency over a large bandwidth. In other words, an audio amplifier, amplifies a wide band of frequencies equally well and does not permit the selection of a particular desired frequency while rejected all other frequencies. Secondly they become less efficient at radio frequency [1, 2, 3].

However, sometimes it is desired that an amplifier should select a desired frequency of narrow band signal for amplification. For instance radio and television transmission are carried on a specific radio frequency assigned to the broadcasting station. The radio receiver is required to pickup and amplify the radio frequency desired while discriminating all others. To achieve it, the simple resistive load is replaced by an inductor with load whose impedance strongly depend upon frequency such that tuned circuit become very selective and gain is very high for narrow range of frequencies on either sides, giving tuned amplifier with high quality factor [4, 5, 6, 7, 8, 9, 10].

Fig. (1) shows a reference parasitic capacitance transistor circuit which consist of an a.c. source of 1m Vac , which provides the input signal to the circuit [11, 12, 13]. Capacitor $C_1 = 10\ \mu\text{f}$ is the base capacitor which block if any D.C. component available in the input source, $R_{sig} = 1\ \text{K}$ is the signal resistance, $R_1 = 40\ \text{K}$ and $R_2 = 10\ \text{K}$ provide potential divider biasing of transistor so that it works in active region, $C_i = 6\ \text{pf}$ is the input capacitor, $C_{be} = 36\ \text{pf}$, $C_{ce} = 1\ \text{pf}$ and $C_{bc} = 4\ \text{pf}$ are the parasitic capacitance of base-emitter, collector-emitter and base-collector respectively, $R_e = 2\ \text{K}$ is the emitter resistor and $C_e = 20\ \mu\text{f}$ is the bypass emitter capacitor, $C_c = 0.5\ \mu\text{f}$ is coupling capacitor, $C_o = 8\ \text{pf}$ is output capacitor, $R_l = 2.2\ \text{K}$ is the load resistance and $R_c = 4\ \text{K}$ collector resistance. The amplifier circuit is designed using the

npn transistor $Q_1 = 2N2222$ with gain $\beta = 255.9$. For simulation the power supply voltage $V_{cc} = 20 V_{dc}$ is taken.




Fig. 1. Reference parasitic capacitance transistor circuit

The proposed tuned amplifier circuit is shown in Fig. 2. In proposed circuit an inductor $L_1 = 0.10$ micro henry is placed in parallel to C_o . This combination of LC circuit constitutes a tunng circuit, which can be tuned by varying inductor. In the present investigation a typical value of $L_1 = 0.10$ micro henry has been chosen.





Fig. 2. Modified parasitic capacitance transistor circuit

RESULT AND DISCUSSIONS

The proposed circuit has been simulated using or CAD tool. The frequency response curve for circuits of Fig.1 and Fig. 2 are shown in Fig. 3 in which frequency varies from 1.0 KHz to 1.0 GHz.



(VR1 : 2)/V(VS : +1)

Fig. 3. Frequency response curve of fig.1 and fig. 2.




Fig. 4. Fourier transform curve of fig.1 and fig. 2.




Fig. 5. Temperature analysis curve of fig.1 and fig. 2.

In fig. 3 the result shown by '+' shows the simulation result of fig. 1 in which the reference circuit is simulated using 10 microfarad input capacitance along with parasitic capacitance and the result shown by 'x' shows the simulation result of fig. 2 in which the modified circuit is simulated using 10 microfarad input capacitance along with parasitic capacitance. The simulation result shows that the reference circuit is working properly in the frequency range 5MHz-40MHz whereas the modified circuit is working at high frequency in

the frequency range 136MHz-146MHz with higher gain and high quality factor. For $L = 0.01 \mu\text{H}$, the gain and bandwidth of modified circuit is 0.12 and 3.981 MHz respectively whereas for the reference circuit gain and bandwidth is 0.0849 and 12.9201 MHz respectively. Thus modified circuit is useful for application of narrow range of frequencies such as tuned amplifier design. Simulation result provides information that if we decrease the value of L then we can design tuned amplifier at high frequency with the help of parasitic capacitances.

Fig. (4) shows Fourier analysis of reference circuit (Fig. 1) and modified circuit (Fig. 2) by '+' and 'x' respectively. The Fourier analysis has been simulated for time interval 0 second to 60 nano second. The simulation result shows that the response for reference circuit is overdamped and losses its energy at faster rate whereas in the case of modified circuit the nature of response is underdamped which gives the better response.

The Fig. 5 shows the temperature variation of the reference and modified circuits presented in Fig. 1 and Fig. 2 respectively. The simulation result shows that the both circuits are independent of temperature between -50°C to 150°C . Thus circuit shows good temperature stability.

CONCLUSION

From above discussion it is concluded, that the parasitic transistor with load inductor played an important role in the design of tuned amplifier with high quality factor and temperature independent circuit. Present simulation also yields that modified circuit is better for tuned amplifier applications having higher quality factor than reference circuit which has low gain and higher bandwidth with poor quality factor. Our attempt is also to reduce bandwidth further so that one can get tuned amplifier with very high gain and high quality factor which is useful in design of amplifiers for various communication system applications. Present analysis also encourage that using parasitic capacitance circuits together with only some additional circuit element placed in proper topology we can design tuned amplifier which can be used at very high frequencies.

REFERENCES

1. Soka1, N.O. and Soka1, A.D., "Class E-A New Class of High-Efficiency Tuned Single-Ended Switching Power Amplifier", *IEEE J. Solid-state Circuits*, **SC-10**, pp 168-176, June (1975).
2. Rabb, F.H., "Idealized Operation of the Class E Tuned Power Amplifier", *IEEE Trans and Systems*, **CAS-24**, pp 725-735 (1977).
3. Kazimierczuk, M., "Exact Analysis of Class E Tuned Power Amplifier at Any Q and Switch Duty Cycle", *IEEE J. Solid-state Circuits*, **SC-21**, pp. 575-581 Aug. (1986).
4. Zunlinski, R.E. and Steadman, J.W., "Class E Power Amplifiers and Frequency Multipliers with Finite DC-Feed Inductance", *IEEE Trans. Circuits and Systems*, Vol. **CAS-34**, pp 1074-1087, Sept. (1987).
5. Mandojana, J.C., Herman, K. J. and Zulinski, R. E., "A Discrete/Continuous Time-Domain analysis of a Generalized Class E Amplifier", *IEEE Trans. Circuits and Systems*, **CAS-37**, pp 1057-1060 Aug. (1990).
6. Li, C. H. and Yam, Y. O., "Analysis and Design of The Class E Amplifier with Non-zero ON Resistance", *Microwave and Optical Technology Letters*, Vol. **7**, No. **7**, pp. 337-341 May (1994).
7. Zhang, Naiqian, Gao, Baoxin and Yam, Yu-on, "A New Type of RF Class E Power Amplifiers", *Proceedings of 1997 Asia-Pacific Microwave Conference*, pp. 1117-1120 Dec. (1997).
8. Zhang, Naiqian and Gao, Baoxin, "Load Regulation to Expand the Bandwidth of Class E Amplifier", *Proceedings of 1998 Asia-Pacific Microwave Conference*, pp111-114 Dec. (1997).
9. Chudobiak, Machael, J., "The Use of Parasitic Nonlinear Capacitors in Class E Amplifiers", *IEEE Trans. Circuits and Systems I*, Vol. **41**, No. **12** Dec. (1994).

10. Zbigniew Michalewicz, Genetic Algorithms "Data Structure = Evolution Programs", Second, Extended Edition, New York: Springer Verlag (1994).
11. Boylestad, Robert L. and Nashelsky, Louis, "*Electronic devices and circuit theory*", Prentice Hall is an imprint of Pearson, Tenth edition, p.p. 578-582 (2009).
12. Tiwari, Raj Kumar and Prasad, Gaya, "A critical analysis of BJT, FET and nMOS parasitic capacitance circuit" communicated in *Bulletin of Pure and Applied Science*.
13. Rashid, Muhammad H., Introduction to Pspice using OrCAD for circuits and electronics, Pearson Education, 3rd Edition, p.p. 150-153 (2004).

